Abstract -A novel power factor control scheme for high power GTO current source converters is proposed in this paper. Using both feedforward and feedback control techniques, the proposed scheme guarantees that the input power factor of the converter can be kept at unity or a maximum achievable value. Another feature of this scheme is paraimeter insensitive, that is, variations in the line and load impedance or changes in the filter capacitor size will not affect the process of tracking the maximum input power factor. No parameters in the control scheme should be adjusted to accommodate such variations or changes. Simulation results are provided to verify the operating principle of the scheme.
I. Introduction
A typical high power GTO current source converter is shown in Fig. 1 . The GTO devices are usually connected in series to withstand ac line voltages (typically 2300V to 6900V). A three-phase filter capacitor C, is required to assist GTO commutation and at the same time to filter out current harmonics produced by the converter. The inductance L, represents inductance of transformers or line reactors connected between the source and converter.
This converter has the features of robust operation and regeneration capability. However, the use of the filter capacitor C, makes the input power factor leading. For high power converters (5OOkVA and above), the switching frequency is usually limited to several hundred Hertz[ 1-41. The converter operated with this low switching frequency requires a relatively large filter capacitor, typically in a range of 0.2 to 0.5 per unit. Therefore, the leading current produced by the capacitor has an adverse effect on the system input power factor. A power factor control scheme for the current source converter was proposed]. A delay angle a between the converter input voltage V, and current I, was introduced to compensate the leading capacitor current such that the input power factor could be unity. To achieve unity power factor control, the delay angle a should satisfy the following equation:
where M is modulation index which is defined as Md = I,,, / I, , . This control scheme, however, has two drawbacks. One is parameter dependent. As shown in Eq. (l), the calculation of delay angle a is based on capacitor size, source frequency and voltage. Any variations in these quantities will cause a deviation from the unity power factor operation. Another drawback is that the scheme is valid only when a unity power factor is achievable. Under certain operating conditions to be discussed in Section 11, a unity power factor operation may not be achievable.
A novel power factor control scheme for high power GTO current source converter is proposed in this paper. Using both feedback and feedforward techniques, the proposed control scheme has following features:
In general, a unity power factor can be achieved by increasing the delay angle a and at the same time increasing the modulation index Md to compensate the voltage reduction due to the CI increase. This control scheme, however, is not valid under following operating conditions: It can provide unity input power factor when it is achievable; It can produce a maximum achievable power factor, if unity power factor is unachievable; and It does not require system parameters. The converter current I , is small. Under a light load condition, the converter current I, at the maximum modulation index is still low, which cannot provide enough lagging component to compensate the leading capacitor current as shown in Fig. 2(b) 
Maximum Achievable Power Factor
A phasor diagram of the converter system without using a control is shown in Fig. 2(a) . The fundamental component of converter input current I is in phase with its phase voltage V,. The line current I, is the sum of the converter current I , and capacitor current I, and therefore leads the voltage V, by an angle CP, producing a leading power factor.
The non-unity power factor can be compensated by introducing a delay angle a between I, and V, as shown in Fig. 2 Under this condition, the delay angle a given in Eq.
(2) does not have much room to be adjusted for power compensation.
Let's now discuss the operating principle of the proposed scheme. The focus will be placed on how to obtain maximum power factor when a unity power factor is not achievable. The maximum power factor can be obtained by increasing the converter current I, to its maximum value and at the same time increasing the delay angle a to its highest possible value such that the angle @ between source voltage and current is minimized. The maximum 1, can be realized by setting M, to its maximum value, whereas the highest possible value for the delay angle a is limited by Eq. (2) for a given dc voltage.
An example of a power factor profile produced by the proposed scheme is shown in Fig. 3 , where it is assumed that the dc voltage is at 50% of its maximum value and the filter capacitor C , is equal to 0.4 per unit. In Region A where the unity power factor is achievable, the power factor is kept at unity, while in Region B in which the unity power factor is unachievable due to the lower dc current, the power factor is kept at highest possible value.
It is obvious that Region B deceases with the decrease of capacitor size. As a result, the power factor of the system is improved. However, reducing the capacitor size will increase system resonant frequency, defined by When the resonant frequency approaches to the frequency of lowest-order harmonic current 1, generated by the converter, the system will operate in a resonance mode, which is undesirable. Two switching patterns suitable for high power converters are listed in Table 1 , where it is indicated that the maximum amplitude of the lowest-order harmonic current I , is 57% for Switching Pattern A and 61% for Pattern B. The resonant frequency should be selected such that the amplitude of the harmonic current I ,, flowing in the inductor L should be much lower than that generated by the converter. The relationship between I,, I I, and a, I w, can be described by
where: oh is the frequency of the lowest-order harmonic current generated by the converter.
The relationship between I ,, I I h and w , I or is also plotted and given in Fig. 4 . It would be considered appropriate that the frequency of the lowest-order harmonic current w , is selected at least twice as high as the system resonant frequency w, , that is oh > 2 w, , at which I hs is substantially attenuated.
Therefore the resonant frequency can be determined by Figure 5 shows the block diagram of the proposed power factor control scheme. In a feedforward loop, the detected phase angle 4, between the source voltage V, and current I, is compared with the phase angle reference @* which is usually set at zero degree, requesting unity power factor operation. The resultant error signal is used to control modulation index M,. In the feedback loop, the dc current 1, is compared with the dc current reference I :
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. The resultant error signal is used to control delay angle a. It should be noticed that the magnitude of dc current I, is actually controlled by both feedforward and feedback loops.
The proposed control scheme can guarantee the system input power factor is unity as long as the maximum value of M , is not reached. Assuming that the source current I, leads voltage V, by an angle due to a sudden change in load, a positive error signal Q, * -Q, will be generated. This positive error signal will result in a higher modulation index M , , which in turn will increase the dc current I,. The increase in I, will cause the feedback loop to response. The delay angle a will be spontaneously increased for two purposes: 1) To keep I, at a value set by the current reference I* , , and 2) To reduce the phase angle between I, and V, . This process continues until the unity power factor is reached, at which I, is in phase with V and the converter is running at a new operating point.
Under certain operating conditions where a unity power factor is not achievable, the source current I, will lead voltage V, by an angle Q, which cannot be reduced to zero. Therefore, the PI regulator for the phase angle control will be saturated, forcing M, to be maximum. The dc current in this case is controlled by feedback loop only. The maximum power factor is achieved by keeping M , at its maximum value. Figure 6 shows a set of simulated transient and steadystate waveforms of the converter system under different operating conditions. The converter is rated at 4160V, 60Hz, and lOOOkVA with L , = 0.05 and = 0.4 per unit. The switching frequency of the converter is 600Hz with 5th, 7th, 11th and 13th harmonic elimination. At t = 1.0 second, the converter reaches a steady state operating point where I, = I,* = 1.0, V, = 0.5, and R, = 0.5, all in per unit. As shown in Fig.   6(d) and (e), the input power factor is unity with M, = 0.603 and a = 39.6". At t > 1 .O second, the current reference I: is reduced to 0.4 per unit and at the same time the load resistance is increased to 1.25 per unit to keep the dc voltage at 0.5 per unit. At t = 2.0 second when the system reaches a new steady state, the modulation index M, is saturated and the delay angle a is 60.27' at which a maximum power factor is obtained. In this case, the phase angle Q, between V, and 1 is 15.1' as indicated in Fig. 6(f) and (g), and the power factor reaches a value of 0.965 as shown in Fig. 3 , Point P. The proposed control schema can also produce a unity power factor when the converter operates in a regeneration mode. Fig. 7 illustrates such a case. The converter is rated at 4160V, 60Hz, and lOOOkVA with L, = 0.15 and C, = 0.4 per unit. The switching frequency for the converter is 360Hz. At t = 1 .O second, the converter reaches a steady state operating point where I, = I,* = 1.0, V, = 0.5, and R, = 0.5, all in per unit. To simulate regenerating operation, the load voltage starts to decrease at t = 1.0 sec. and then reaches -1 . 8~~ at t = 1.2sec. When steady state is reached at t = 2.0 sec., the modulation index is lower than its maximum value, indicating that the power factor remains unity, as shown in Fig. 7 (d) and (e).
IV. Simulation Results

V. Conclusions
A novel power factor control scheme for high power GTO current source converters is proposed in this paper. Using both feedforward and feedback control techniques, the proposed scheme guarantees that the input power factor of the converter can be kept at its maximum possible value. Another feature of this scheme is parameter insensitive. In other words, variations in the line and load impedance or changes in the filter capacitor size will not affect the process of tracking the maximum input power factor. No parameters in the control scheme should be adjusted to accommodate such variations or changes. Simulation results are provided to verify the operating principle of the scheme. J.H. Choi, H.A. Kojori, and S.B. Dwan, " High power GTO-CSC based power supply utilizing SI-IE-PWM and operating at unity power factor," CCECE, 1993.
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